|
49425 Design of Asynchronous Circuits
| |
Danish title: Design af asynkrone kredsløb
| |
Language: English
Credit points: 5 |
|
| Type: | Ph.D.-level
Language: English |
| |
| |
| |
| |
Prerequisite: The course assumes good background in digital logic design and integrated circuit design, as well as basic programming skills. The anticipated audience is graduate level EE and CS students, i.e., students that are 3-5 years into their study.
| |
| |
Recommended semester: 7th - 9th semester
|
Scope and form: Lectures and problem solving. Small circuit design or CAD-tool projects.
| |
Examination: Approval of coursework and evaluation of report (13-scale)
| |
| |
| |
| |
URL: http://www.it.dtu.dk/c49425
| |
Department: Department of Information Technology
|
Aim: The aim of the course is to introduce the participants to asynchronous circuit design. The course will motivate the use of
asynchronous circuits and teach the basic theory and concepts, such that the participants will be able to: (1) design control and
data-processing circuits, and (2) read and understand the literature on asynchronous circuit design.
|
Contents: Introduction: Motivation for using asynchronous circuits. Basic concepts, communication protocols, and circuit implementation styles. Simple circuit examples.
Performance analysis: Qualitatively and quantitatively (latency, wavelength, and cycle time).
Fundamental theoretical concepts: Classification (self-timed, speed-independent, delay insensitive), hazards, isochronic forks and logic thresholds, arbitration.
Control circuits: Synthesis of speed independent control circuits from signal transition graph specifications.
Data-path circuits: Design of efficient data-path circuits with completion detection/indication.
Four-phase bundled-data circuits: Improving area, speed, and power. Simple, semi-decoupled, and fully-decoupled latch controllers. Normally opaque and normally transparent latch controllers. Early, broad and late protocols.
Design strategies/methods: Static data-flow structures, compilation from asynchronous HDL's.
Case studies: Some recent (commercial) asynchronous IC's.
Current research trends.
|
|
|
